View FDD2572_3196098.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

?2002 fairchild semiconductor corporation july 2002 FDD2572 / fdu2572 rev. a2 FDD2572 / fdu2572 FDD2572 / fdu2572 n-channel ultrafet ? trench mosfet 150v, 29a, 54m ? features r ds(on) = 45m ? (typ.), v gs = 10v, i d = 9a q g (tot) = 26nc (typ.), v gs = 10v low miller charge low body diode uis capability (single pulse and repetitive pulse) qualified to aec q101 formerly developmental type 82860 applications dc/dc converters and off-line ups distributed power architectures and vrms primary switch for 24v and 48v systems high voltage synchronous rectifier direct injection / diesel injection system 42v automotive load control electronic valve train system mosfet maximum ratings t c = 25c unless otherwise noted thermal characteristics this product has been designed to meet the extreme test conditions and environment demanded by the automotive industry. for a copy of the requirements, see aec q101 at: http://www.aec ounc il.com/ reliability data can be found at: http://www.fairchildsemi.com/pr oducts/discrete/reliability/index.html. all fairchild semiconductor products are manufactured, assembled and tested under iso 9000 and qs9000 quality systems certification. symbol parameter ratings units v dss drain to source voltage 150 v v gs gate to source voltage 20 v i d drain current 29 a continuous (t c = 25 o c, v gs = 10v) continuous (t c = 100 o c, v gs = 10v) 20 a continuous (t amb = 25 o c, v gs = 10v, r ja = 52 o c/w) 4 pulsed figure 4 a e as single pulse avalanche energy (note 1) 36 mj p d power dissipation 135 w derate above 25 o c0.9w/ o c t j , t stg operating and storage temperature -55 to 175 o c r jc thermal resistance junction to case to-251, to-252 1.11 o c/w r ja thermal resistance junction to ambient to-251, to-252 100 o c/w r ja thermal resistance junction to ambient to-252, 1in 2 copper pad area 52 o c/w s g d gate (flange) drain source to-252aa fdd series to-251aa fdu series (flange) drain gate drain source
?2002 fairchild semiconductor corporation FDD2572 / fdu2572 rev. a2 FDD2572 / fdu2572 package marking and ordering information electrical characteristics t c = 25c unless otherwise noted off characteristics on characteristics dynamic characteristics resistive switching characteristics (v gs = 10v) drain-source diode characteristics notes: 1: starting t j = 25c, l = 0.2mh, i as = 19a. device marking device package reel size tape width quantity FDD2572 FDD2572 to-252aa 330mm 16mm 2500 units fdu2572 fdu2572 to-251aa tube n/a 75 units symbol parameter test conditions min typ max units b vdss drain to source breakdown voltage i d = 250 a, v gs = 0v 150 - - v i dss zero gate voltage drain current v ds = 120v - - 1 a v gs = 0v t c = 150 o --250 i gss gate to source leakage current v gs = 20v - - 100 na v gs(th) gate to source threshold voltage v gs = v ds , i d = 250 a2-4v r ds(on) drain to source on resistance i d =9a, v gs =10v - 0.045 0.054 ? i d = 4a, v gs = 6v, - 0.050 0.075 i d =9a, v gs =10v, t c =175 o c - 0.126 0.146 c iss input capacitance v ds = 25v, v gs = 0v, f = 1mhz -1770- pf c oss output capacitance - 183 - pf c rss reverse transfer capacitance - 40 - pf q g(tot) total gate charge at 10v v gs = 0v to 10v v dd = 75v i d = 9a i g = 1.0ma -2634nc q g(th) threshold gate charge v gs = 0v to 2v - 3.3 4.3 nc q gs gate to source gate charge - 8 - nc q gs2 gate charge threshold to plateau - 5 - nc q gd gate to drain ?miller? charge - 6 - nc t on tur n -o n t im e v dd = 75v, i d = 9a v gs = 10v, r gs = 11.0 ? --36ns t d(on) tur n -o n d e lay ti me - 11 - ns t r rise time - 14 - ns t d(off) turn-off delay time - 31 - ns t f fall time - 14 - ns t off turn-off time - - 66 ns v sd source to drain diode voltage i sd = 9a - - 1.25 v i sd = 4a - - 1.0 v t rr reverse recovery time i sd = 9a, di sd /dt =100a/ s- -74ns q rr reverse recovery charge i sd = 9a, di sd /dt =100a/ s - - 169 nc
?2002 fairchild semiconductor corporation FDD2572 / fdu2572 rev. a2 FDD2572 / fdu2572 typical characteristics t c = 25c unless otherwise noted figure 1. normalized power dissipation vs ambient temperature figure 2. maximum continuous drain current vs case temperature figure 3. normalized maximum transient thermal impedance figure 4. peak current capability t c , case temperature ( o c) power dissipation multiplier 0 0255075100 175 0.2 0.4 0.6 0.8 1.0 1.2 125 150 0 5 10 15 20 25 30 35 40 25 50 75 100 125 150 175 i d , drain current (a) t c , case temperature ( o c) v gs = 10v 0.01 0.1 1.0 10 -4 10 -3 10 -2 10 -1 10 0 10 1 2.0 10 -5 t , rectangular pulse duration (s) z jc , normalized thermal impedance notes: duty factor: d = t 1 /t 2 peak t j = p dm x z jc x r jc + t c p dm t 1 t 2 0.5 0.2 0.1 0.05 0.01 0.02 duty cycle - descending order single pulse 100 10 -5 10 -4 10 -3 10 -2 10 -1 10 0 10 1 20 500 i dm , peak current (a) t , pulse width (s) transconductance may limit current in this region v gs = 10v t c = 25 o c i = i 25 175 - t c 150 for temperatures above 25 o c derate peak current as follows:
?2002 fairchild semiconductor corporation FDD2572 / fdu2572 rev. a2 FDD2572 / fdu2572 note: refer to fairchild application notes an7514 and an7515 figure 5. unclamped inductive switching capability figure 6. transfer characteristics figure 7. saturation characteristics figure 8. drain to source on resistance vs drain current figure 9. normalized drain to source on resistance vs junction temperature figure 10. normalized gate threshold voltage vs junction temperature typical characteristics t c = 25 c unless otherwise noted 0.1 1 10 100 0.001 0.01 0.1 1 i as , avalanche current (a) t av , time in avalanche (ms) starting t j = 25 o c starting t j = 150 o c t av = (l)(i as )/(1.3*rated bv dss - v dd ) if r = 0 if r 0 t av = (l/r)ln[(i as *r)/(1.3*rated bv dss - v dd ) +1] 0 10 20 30 40 50 60 3.0 3.5 4.0 4.5 5.0 5.5 6.0 6.5 i d , drain current (a) v gs , gate to source voltage (v) t j = 175 o c t j = 25 o c t j = -55 o c pulse duration = 80 s duty cycle = 0.5% max v dd = 15v 0 10 20 30 40 50 60 012345 i d , drain current (a) v ds , drain to source voltage (v) v gs = 6v pulse duration = 80 s duty cycle = 0.5% max v gs = 5v t c = 25 o c v gs = 7v v gs = 10v 40 50 55 60 0102030 45 i d , drain current (a) v gs = 6v v gs = 10v drain to source on resistance (m ? ) pulse duration = 80 s duty cycle = 0.5% max 0 0.5 1.0 1.5 2.0 2.5 3.0 -80 -40 0 40 80 120 160 200 normalized drain to source t j , junction temperature ( o c) on resistance v gs = 10v, i d =9a pulse duration = 80 s duty cycle = 0.5% max 0.4 0.6 0.8 1.0 1.2 1.4 -80 -40 0 40 80 120 160 200 normalized gate t j , junction temperature ( o c) v gs = v ds , i d = 250 a threshold voltage
?2002 fairchild semiconductor corporation FDD2572 / fdu2572 rev. a2 FDD2572 / fdu2572 figure 11. normalized drain to source breakdown voltage vs junction temperature figure 12. capacitance vs drain to source voltage figure 13. gate charge waveforms for constant gate currents typical characteristics t c = 25 c unless otherwise noted 0.9 1.0 1.1 1.2 -80 -40 0 40 80 120 160 200 t j , junction temperature ( o c) normalized drain to source i d = 250 a breakdown voltage 10 100 1000 0.1 1 10 150 1000 c, capacitance (pf) v gs = 0v, f = 1mhz c iss = c gs + c gd c oss ? c ds + c gd c rss = c gd v ds , drain to source voltage (v) 0 2 4 6 8 10 0 5 10 15 20 25 30 v gs , gate to source voltage (v) q g , gate charge (nc) v dd = 75v i d = 9a i d = 4a waveforms in descending order:
?2002 fairchild semiconductor corporation FDD2572 / fdu2572 rev. a2 FDD2572 / fdu2572 test circuits and waveforms figure 14. unclamped energy test circuit figure 15. unclamped energy waveforms figure 16. gate charge test circuit figure 17. gate charge waveforms figure 18. switching time test circuit figure 19. switching time waveforms t p v gs 0.01 ? l i as + - v ds v dd r g dut vary t p to obtain required peak i as 0v v dd v ds bv dss t p i as t av 0 v gs + - v ds v dd dut i g(ref) l v dd q g(th) v gs = 2v q g(tot) v gs = 10v v ds v gs i g(ref) 0 0 q gs q gd q gs2 v gs r l r gs dut + - v dd v ds v gs t on t d(on) t r 90% 10% v ds 90% 10% t f t d(off) t off 90% 50% 50% 10% pulse width v gs 0 0
?2002 fairchild semiconductor corporation FDD2572 / fdu2572 rev. a2 FDD2572 / fdu2572 thermal resistance vs. mounting pad area the maximum rated junction temperature, t jm , and the thermal resistance of the heat dissipating path determines the maximum allowable device power dissipation, p dm , in an application. therefore the application ? s ambient temperature, t a ( o c), and thermal resistance r ja ( o c/w) must be reviewed to ensure that t jm is never exceeded. equation 1 mathematically represents the relationship and serves as the basis for establishing the rating of the part. in using surface mount devices such as the to-263 package, the environment in which it is applied will have a significant influence on the part ? s current and maximum power dissipation ratings. precise determination of p dm is complex and influenced by many factors: 1. mounting pad area onto which the device is attached and whether there is copper on one side or both sides of the board. 2. the number of copper layers and the thickness of the board. 3. the use of external heat sinks. 4. the use of thermal vias. 5. air flow and board orientation. 6. for non steady state applications, the pulse width, the duty cycle and the transient thermal response of the part, the board and the environment they are in. fairchild provides thermal information to assist the designer ? s preliminary application evaluation. figure 20 defines the r ja for the device as a function of the top copper (component side) area. this is for a horizontally positioned fr-4 board with 1oz copper after 1000 seconds of steady state power with no air flow. this graph provides the necessary information for calculation of the steady state junction temperature or power dissipation. pulse applications can be evaluated using the fairchild device spice thermal model or manually utilizing the normalized maximum transient thermal impedance curve. thermal resistances corresponding to other copper areas can be obtained from figure 20 or by calculation using equation 2 or 3. equation 2 is used for copper area defined in inches square and equation 3 is for area in centimeter square. the area, in square inches or square centimeters is the top copper area including the gate and source pads. (eq. 1) p dm t jm t a ? () r ja ----------------------------- = area in inches squared (eq. 2) r ja 33.32 23.84 0.268 area + () ------------------------------------ - + = (eq. 3) r ja 33.32 154 1.73 area + () --------------------------------- - + = area in centimeters squared 25 50 75 100 125 0.01 0.1 1 10 figure 20. thermal resistance vs mounting pad area r ja = 33.32+ 23.84/(0.268+area) eq.2 r ja ( o c/w) area, top copper area in 2 (cm 2 ) r ja = 33.32+ 154/(1.73+area) eq.3 (0.645) (6.45) (64.5) (0.0645)
?2002 fairchild semiconductor corporation FDD2572 / fdu2572 rev. a2 FDD2572 / fdu2572 pspice electrical model .subckt FDD2572 2 1 3 ; rev april 2002 ca 12 8 5.5e-10 cb 15 14 7.4e-10 cin 6 8 1.7e-9 dbody 7 5 dbodymod dbreak 5 11 dbreakmod dplcap 10 5 dplcapmod ebreak 11 7 17 18 160 eds 14 8 5 8 1 egs 13 8 6 8 1 esg 6 10 6 8 1 evthres 6 21 19 8 1 evtemp 20 6 18 22 1 it 8 17 1 lgate 1 9 1.21e-9 ldrain 2 5 1.0e-9 lsource 3 7 4.45e-9 rlgate 1 9 12.1 rldrain 2 5 10 rlsource 3 7 44.5 mmed 16 6 8 8 mmedmod mstro 16 6 8 8 mstromod mweak 16 21 8 8 mweakmod rbreak 17 18 rbreakmod 1 rdrain 50 16 rdrainmod 35e-3 rgate 9 20 1.6 rslc1 5 51 rslcmod 1.0e-6 rslc2 5 50 1.0e3 rsource 8 7 rsourcemod 3.0e-3 rvthres 22 8 rvthresmod 1 rvtemp 18 19 rvtempmod 1 s1a 6 12 13 8 s1amod s1b 13 12 13 8 s1bmod s2a 6 15 14 13 s2amod s2b 13 15 14 13 s2bmod vbat 22 19 dc 1 eslc 51 50 value={(v(5,51)/abs(v(5,51)))*(pwr(v(5,51)/(1e-6*52),3))} .model dbodymod d (is=6.0e-11 n=1.14 rs=3.9e-3 trs1=3.5e-3 trs2=3.0e-6 + cjo=1.1e-9 m=0.63 tt=6.2e-8 xti=4.5) .model dbreakmod d (rs=10 trs1=5.0e-3 trs2=-5.0e-6) .model dplcapmod d (cjo=3.5e-10 is=1.0e-30 n=10 m=0.65) .model mmedmod nmos (vto=3.55 kp=3 is=1e-40 n=10 tox=1 l=1u w=1u rg=1.6) .model mstromod nmos (vto=4.0 kp=25 is=1e-30 n=10 tox=1 l=1u w=1u) .model mweakmod nmos (vto=2.95 kp=0.05 is=1e-30 n=10 tox=1 l=1u w=1u rg=16 rs=0.1) .model rbreakmod res (tc1=1.15e-3 tc2=-9.5e-7) .model rdrainmod res (tc1=9.0e-3 tc2=2.5e-5) .model rslcmod res (tc1=3.0e-3 tc2=2.5e-6) .model rsourcemod res (tc1=4.0e-3 tc2=1.0e-6) .model rvthresmod res (tc1=-4.1e-3 tc2=-1.0e-5) .model rvtempmod res (tc1=-4.0e-3 tc2=1.0e-6) .model s1amod vswitch (ron=1e-5 roff=0.1 von=-5.0 voff=-3.5) .model s1bmod vswitch (ron=1e-5 roff=0.1 von=-3.5 voff=-5.0) .model s2amod vswitch (ron=1e-5 roff=0.1 von=-0.5 voff=0.3) .model s2bmod vswitch (ron=1e-5 roff=0.1 von=0.3 voff=-0.5) .ends note: for further discussion of the pspice model, consult a new pspice sub-circuit for the power mosfet featuring global temperature options ; ieee power electronics specialist conference records, 1991, written by william j. hepp and c. frank wheatley. 18 22 + - 6 8 + - 5 51 + - 19 8 + - 17 18 6 8 + - 5 8 + - rbreak rvtemp vbat rvthres it 17 18 19 22 12 13 15 s1a s1b s2a s2b ca cb egs eds 14 8 13 8 14 13 mweak ebreak dbody rsource source 11 7 3 lsource rlsource cin rdrain evthres 16 21 8 mmed mstro drain 2 ldrain rldrain dbreak dplcap eslc rslc1 10 5 51 50 rslc2 1 gate rgate evtemp 9 esg lgate rlgate 20 + - + - + - 6
?2002 fairchild semiconductor corporation FDD2572 / fdu2572 rev. a2 FDD2572 / fdu2572 saber electrical model rev april 2002 ttemplate FDD2572 n2,n1,n3 electrical n2,n1,n3 { var i iscl dp..model dbodymod = (isl=6.0e-11,nl=1.14,rs=3.9e-3,trs1=3.5e-3,trs2=3.0e-6,cjo=1.1e-9,m=0.63,tt=6.2e-8,xti=4.5) dp..model dbreakmod = (rs=10,trs1=5.0e-3,trs2=-5.0e-6) dp..model dplcapmod = (cjo=3.5e-10,isl=10.0e-30,nl=10,m=0.65) m..model mmedmod = (type=_n,vto=3.55,kp=3,is=1e-40, tox=1) m..model mstrongmod = (type=_n,vto=4.0,kp=25,is=1e-30, tox=1) m..model mweakmod = (type=_n,vto=2.95,kp=0.05,is=1e-30, tox=1,rs=0.1) sw_vcsp..model s1amod = (ron=1e-5,roff=0.1,von=-5.0,voff=-3.5) sw_vcsp..model s1bmod = (ron=1e-5,roff=0.1,von=-3.5,voff=-5.0) sw_vcsp..model s2amod = (ron=1e-5,roff=0.1,von=-0.5,voff=0.3) sw_vcsp..model s2bmod = (ron=1e-5,roff=0.1,von=0.3,voff=-0.5) c.ca n12 n8 = 5.5e-10 c.cb n15 n14 = 7.4e-10 c.cin n6 n8 = 1.7e-9 dp.dbody n7 n5 = model=dbodymod dp.dbreak n5 n11 = model=dbreakmod dp.dplcap n10 n5 = model=dplcapmod spe.ebreak n11 n7 n17 n18 = 160 spe.eds n14 n8 n5 n8 = 1 spe.egs n13 n8 n6 n8 = 1 spe.esg n6 n10 n6 n8 = 1 spe.evthres n6 n21 n19 n8 = 1 spe.evtemp n20 n6 n18 n22 = 1 i.it n8 n17 = 1 l.lgate n1 n9 = 1.21e-9 l.ldrain n2 n5 = 1.0e-9 l.lsource n3 n7 = 4.45e-9 res.rlgate n1 n9 = 12.1 res.rldrain n2 n5 = 10 res.rlsource n3 n7 = 44.5 m.mmed n16 n6 n8 n8 = model=mmedmod, l=1u, w=1u m.mstrong n16 n6 n8 n8 = model=mstrongmod, l=1u, w=1u m.mweak n16 n21 n8 n8 = model=mweakmod, l=1u, w=1u res.rbreak n17 n18 = 1, tc1=1.15e-3,tc2=-9.5e-7 res.rdrain n50 n16 = 35e-3, tc1=9.0e-3,tc2=2.5e-5 res.rgate n9 n20 = 1.6 res.rslc1 n5 n51 = 1.0e-6, tc1=3.0e-3,tc2=2.5e-6 res.rslc2 n5 n50 = 1.0e3 res.rsource n8 n7 = 3.0e-3, tc1=4.0e-3,tc2=1.0e-6 res.rvthres n22 n8 = 1, tc1=-4.1e-3,tc2=-1.0e-5 res.rvtemp n18 n19 = 1, tc1=-4.0e-3,tc2=1.0e-6 sw_vcsp.s1a n6 n12 n13 n8 = model=s1amod sw_vcsp.s1b n13 n12 n13 n8 = model=s1bmod sw_vcsp.s2a n6 n15 n14 n13 = model=s2amod sw_vcsp.s2b n13 n15 n14 n13 = model=s2bmod v.vbat n22 n19 = dc=1 equations { i (n51->n50) +=iscl iscl: v(n51,n50) = ((v(n5,n51)/(1e-9+abs(v(n5,n51))))*((abs(v(n5,n51)*1e6/52))** 3))} } 18 22 + - 6 8 + - 19 8 + - 17 18 6 8 + - 5 8 + - rbreak rvtemp vbat rvthres it 17 18 19 22 12 13 15 s1a s1b s2a s2b ca cb egs eds 14 8 13 8 14 13 mweak ebreak dbody rsource source 11 7 3 lsource rlsource cin rdrain evthres 16 21 8 mmed mstro drain 2 ldrain rldrain dbreak dplcap iscl rslc1 10 5 51 50 rslc2 1 gate rgate evtemp 9 esg lgate rlgate 20 + - + - + - 6
?2002 fairchild semiconductor corporation FDD2572 / fdu2572 rev. a2 FDD2572 / fdu2572 spice thermal model rev 26 april 2002 FDD2572 ctherm1 th 6 3.8e-3 ctherm2 6 5 4.0e-3 ctherm3 5 4 4.2e-3 ctherm4 4 3 4.3e-3 ctherm5 3 2 8.5e-3 ctherm6 2 tl 3.0e-2 rtherm1 th 6 5.5e-4 rtherm2 6 5 5.0e-3 rtherm3 5 4 4.5e-2 rtherm4 4 3 10.5e-2 rtherm5 3 2 3.7e-1 rtherm6 2 tl 3.8e-1 saber thermal model saber thermal model FDD2572 template thermal_model th tl thermal_c th, tl { ctherm.ctherm1 th 6 =3.8e-3 ctherm.ctherm2 6 5 =4.0e-3 ctherm.ctherm3 5 4 =4.2e-3 ctherm.ctherm4 4 3 =4.3e-3 ctherm.ctherm5 3 2 =8.5e-3 ctherm.ctherm6 2 tl =3.0e-2 rtherm.rtherm1 th 6 =5.5e-4 rtherm.rtherm2 6 5 =5.0e-3 rtherm.rtherm3 5 4 =4.5e-2 rtherm.rtherm4 4 3 =10.5e-2 rtherm.rtherm5 3 2 =3.7e-1 rtherm.rtherm6 2 tl =3.8e-1 } rtherm4 rtherm6 rtherm5 rtherm3 rtherm2 rtherm1 ctherm4 ctherm6 ctherm5 ctherm3 ctherm2 ctherm1 tl 2 3 4 5 6 th junction case
rev. h7 trademarks the following are registered and unregistered trademarks fairchild semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks. acex ? bottomless ? coolfet ? crossvolt ? dome ? ecospark ? e 2 cmos ? ensigna ? fact ? fact quiet series ? fast ? fastr ? frfet ? globaloptoisolator ? gto ? hisec ? i 2 c ? isoplanar ? littlefet ? microfet ? micropak ? microwire ? optologic ? optoplanar ? pacman ? pop ? power247 ? powertrench ? qfet ? qs ? qt optoelectronics ? quiet series ? silent switcher ? smart start ? spm ? stealth ? supersot ? -3 supersot ? -6 supersot ? -8 syncfet ? tinylogic ? trutranslation ? uhc ? ultrafet ? vcx ? disclaimer fairchild semiconductor reserves the right to make changes without further notice to any products herein to improve reliability, function or design. fairchild does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others. life support policy fairchild ? s products are not authorized for use as critical components in life support devices or systems without the express written approval of fairchild semiconductor corporation. as used herein: 1. life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user. 2. a critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. product status definitions definition of terms datasheet identification product status definition advance information formative or in design this datasheet contains the design specifications for product development. specifications may change in any manner without notice. preliminary first production this datasheet contains preliminary data, and supplementary data will be published at a later date. fairchild semiconductor reserves the right to make changes at any time without notice in order to improve design. no identification needed full production this datasheet contains final specifications. fairchild semiconductor reserves the right to make changes at any time without notice in order to improve design. obsolete not in production this datasheet contains specifications on a product that has been discontinued by fairchild semiconductor. the datasheet is printed for reference information only. ?2002 fairchild semiconductor corporation

▲Up To Search▲

Price & Availability of FDD2572

	To Download FDD2572 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .